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Abstract
Recently, Graphcore has introduced an IPU Processor
for accelerating machine learning applications. The ar-
chitecture of the processor has been designed to achieve
state of the art performance on current machine intelligence
models for both training and inference.
In this paper, we report on a benchmark in which we have
evaluated the performance of IPU processors on deep neu-
ral networks for inference. We focus on deep vision models
such as ResNeXt. We report the observed latency, through-
put and energy efficiency.
1. Introduction
Deep Neural Networks (DNN) approaches are being in-
creasingly deployed into real-time applications across a
wide spectrum of functional domains, ranging, for example,
from video segmentation to natural language translation.
The real-time nature of these applications creates a re-
quirement for system responsiveness, which imposes strict
latency constraints on the inference of the large underlying
DNN models.
A response latency of 100 ms or less to a query sent by a
user will give the impression of instantaneous system feed-
back. The latency limit for uninterrupted utilization of an
interactive system is about one second. When the response
latency reaches two seconds or more, the user will likely
doubt that the system is working properly or will switch at-
tention to another task altogether [11]. Having the smallest
response time is thus crucial for industrial real-time appli-
cation of machine learning.
A more efficient use of hardware can improve the per-
formance and scalability of an application without incur-
ring additional cost, which is critical in massively-deployed
consumer applications.
One example is a batching strategy that consists of ag-
gregating multiple inputs into a single batch load. However,
real-time latency limits the batch size [1] as the latency in-
creases proportionally with size. Furthermore, uneven sys-
tem loading will limit the possibility of building up optimal
batch sizes, as the waiting time for the queue to fill with the
right amount of inputs is constrained by the overall response
latency.
At Qwant, we have developed a prototype of an image
search engine1 [13, 12] based on DNN and are motivated to
optimise performance for both training and inference.
Graphcore recently introduced the Intelligence Process-
ing Unit (IPU) processor, developed to accelerate machine
learning applications. The IPU is a processor designed for
parallel computation of sparse high dimensional graphs and
data structures. It supports massively parallel processing
across thousands of independent processing threads. This
is achieved by the 1,216 high performance machine learn-
ing processor cores (IPU-Cores) on the IPU, each of which
contains 6 processor threads. Memory is distributed on
the chip. Each IPU-Core is coupled to 256kB of memory,
yielding 304MB of SRAM memory per IPU, and a mem-
ory bandwidth of 45TBps. The IPU adopts a Bulk Syn-
chronous Parallel (BSP) approach to facilitate efficient pro-
gramming [8].
The Graphcore C2 card is a PCI Express Gen3/4 card
containing two IPUs. One C2 card draws equivalent power
(300W) to alternative single chip offerings on the market.
The IPU processor can be programmed with Graphcore’s
Poplar SDK. We used PopART (Poplar Advanced Run-
time), a graph runtime that takes computational graphs, cur-
rently ONNX models, and provides IPU-specific optimisa-
tions for inference and training. Users can also run graphs
described by machine learning frameworks TensorFlow and
PyTorch via the Poplar SDK.
We report in this paper on the benchmark we performed
on the IPU Processor. We focus on evaluating the perfor-
mance for inference tasks.
We evaluate latency, throughput, and energy efficiency,
as good indicators of hardware performance [5]. Latency is
the time between the user request and response. Throughput
is the number of inference tasks per second that the system
can complete. Energy efficiency is the inference task’s total
power consumption for the whole system. Throughput is
1https://research.qwant.com/images/
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measured in images per second for image-based DNN, and
energy efficiency measured in images per second per Watt.
This paper evaluates C2 card performance on an image-
based neural network in terms of latency, throughput, and
energy efficiency.
1.1. Overview
This report summarizes the performance of one C2 card
performing inference on the recent image-based deep learn-
ing model ResNeXt101 [14].
For the evaluation, we make use of the full compute ca-
pacity of the C2 card by using its two IPU processors 2 with
each processor running one inference session in parallel.
Access to IPU technology was delivered through the Mi-
crosoft Azure cloud (Preview Access to NDv3 Graphcore
IPU powered Azure VM instances [3])
The implementation uses a PyTorch model which is ex-
ported to the industry standard Open Neural Network eX-
change format (ONNX) to run in PopART 3.
As detailed in section 3.1.2, the performance metrics of
the evaluation are:
• Latency: time per batch,
• Throughput: number of images per second,
• Energy efficiency: number of images per second per
Watt.
We use these metrics to evaluate the performance of the
C2 card for a real-time application and show that the IPUs
provide a lowest latency of 1.36 ms and highest throughput
of 2526.35 images per second, depending on the batch size.
Details are given in section 3.2.
2. Background and related work
The use of neural networks has increased with many ap-
plications: classification, segmentation and language pro-
cessing.
ResNeXt101 [14] with its 44M of parameters stored in
176 MB as 32-bit numbers is an image-based example of a
large model.
For a typical application involving machine learning,
90% of the production cost is spent on inference [2] tasks.
In real-time application, the latency is bound to the compu-
tation time during inference. Conversely, the training step
is a lengthy phase that will affect the quality of the result
but that does not impact user latency.
A simple way to increase the response rate of an applica-
tion is to gather multiple queries into a single batch for the
model inference. However, there is a trade-off between the
2https://www.graphcore.ai/technology
3https://www.graphcore.ai/posts/
graph-computing-for-machine-intelligence-with-poplar
response time and the batch size. Large batch sizes benefit
from high parallelism but increase user latency. [1] studies
the effect of batching inputs on 10 to 30 concurrent users.
Their study shows that 90% of the queries are treated in a
batch of size 4 with a limit of 10.
In their work, S. Gupta et al. [7] show that training
a DNN using mixed-precision number representation with
stochastic rounding results in little to no degradation in the
model performance. Mixed-precision accelerates training
and inference. This is especially true on hardware with spe-
cialized mixed-precision on chip, such as the Graphcore C2
card.
3. Benchmarks
3.1. Experimental setup
3.1.1 Hardware
Our experiments use one C2 card with its two IPU proces-
sors.
3.1.2 Implementation
Our implementation uses the PopART (Poplar Advanced
Runtime) library provided with the Poplar SDK [6]. We
used SDK version 1.0.136.
We import a ResNeXt101 model from PyTorch [4] for-
mat to ONNX, to run in PopART in mixed precision. Our
implementation acquires one IPU device to perform the in-
ference on the model. The images used for the inference
are a subset of 10,000 images from the COCO validation
set [9]. One instance of the implementation is launched on
each IPU of the C2 card.
We measure the computation time of each running in-
stance alongside the C2 card power consumption. We use
gc-monitor from Graphcore driver utilities to measure
the power consumption of one C2 card. The measurements
are used to compute the latency, throughput and energy ef-
ficiency of the card.
Latency is measured in milliseconds per batch. It repre-
sents the overall time to get the output results from an input
batch. The latency contains the following operation: pre-
processing of the input batch, inference, and retrieval of the
output from the device.
Throughput is measured in images per second and is
obtained from the latency time measurement and the batch
size. This measure represents the load that the hardware can
handle for an image-based deep learning application.
Energy efficiency is measured in images per second per
Watt. It represents the energy effectiveness of the hardware
on an image-based deep learning application. The power
is measured multiple times over a few minutes of inference
and averaged. The energy efficiency is the throughput di-
vided by the average power.
2
Figure 1. IPU processor diagram – republished with permission from Graphcore.
3.2. Results
In tables 1, 2, 3 we present the latency, through-
put, and energy efficiency results of the C2 card for
ResNeXt101 [14] inference tasks. In the experiment, the
batch size corresponds to the number of input given to the
C2 card. The micro batch size refers to the input of one IPU
processor. We experiment with batch size of 2, 4, 6, 8, 10,
12 on the C2 Card which translate to a micro batch size 1,
2, 3, 4, 5, 6 per IPU processor.
The C2 card shows the lowest latency of 1.36 ms on
batch size 2 and the highest latency of 4.75 ms on batch
size 12. The best throughput obtained is 2526.35 images
per second with a batch size of 12. The C2 card is more ef-
ficient energy-wise on a larger batch size with 9.68 images
per second per watt on batch size 10.
Overall the C2 card has excellent latency for real-time
applications with high throughput capabilities. It reaches a
stable images per second to power ratio from batch size 8.
This makes batch sizes 8 to 12 good candidates to choose
for optimal latency or throughput depending on the applica-
tion without affecting the energy cost too much.
We tested batch sizes up to 12 (6 per IPU processor) on
the C2 card. For large batch sizes, Graphcore’s hardware
and SDK support efficient data parallel training and infer-
ence over multiple IPUs. While ResNeXt101 fits into the in-
Batch size Latency
2 1.36
4 1.94
6 2.82
8 3.32
10 4.13
12 4.75
Table 1. Latency results for ResNeXt101 (milliseconds per batch)
processor memory of a single IPU in half precision, larger
models can be run in a model parallel manner using pipelin-
ing, which can be controlled via the Poplar SDK.
The benefit of training using a small batch size has been
studied in [10]. Furthermore, due to latency constraint small
batch sizes are mostly used in real-time inference applica-
tions [1].
4. Conclusion
The C2 card provides fast and efficient performance for
inference tasks. In our experiment, we report the lowest
latency of 1.36 ms and the highest throughput of 2526.35
images per second on ResNeXt101 (respectively for batch
size 2 and 12).
The C2 card is a promising technology that deep learn-
3
Batch size Throughput
2 1474.16
4 2063.03
6 2131.01
8 2409.79
10 2421.82
12 2526.35
Table 2. Throughput results (images/second) for ResNeXt101
Batch size Energy efficiency
2 6.51
4 7.80
6 7.87
8 9.07
10 9.68
12 9.49
Table 3. Energy efficiency results (images/second/watt) for
ResNeXt101
ing practitioners should keep an eye on. Worthwhile future
studies to complement this paper include the evaluation of
pipelining large models over multiple IPUs and the analysis
of training performance.
References
[1] Dario Amodei, Sundaram Ananthanarayanan, Rishita
Anubhai, Jingliang Bai, Eric Battenberg, Carl Case,
Jared Casper, Bryan Catanzaro, Qiang Cheng, Guo-
liang Chen, et al. Deep speech 2: End-to-end speech
recognition in english and mandarin. In Interna-
tional conference on machine learning, pages 173–
182, 2016.
[2] AWS. Aws re:invent 2018 - keynote with andy
jassy. https://www.youtube.com/watch?
v=ZOIkOnW640A, 2018.
[3] Microsoft Azure. Graphcore IPU preview. http:
//aka.ms/AzureGraphcorePreview, 2020.
[4] Cadene. Pretrained convnets for py-
torch. https://github.com/Cadene/
pretrained-models.pytorch, 2020.
[5] Paul R. Teich David A. Teich. Plaster:a frame-
work for deep learning performance. http:
//images.nvidia.com/content/pdf/
plaster-deep-learning-framework.pdf,
2018.
[6] Graphcore. Poplar graph toolchain for IPU. https:
//cdn2.hubspot.net/hubfs/729091/
NeurIPS2018PoplarGraphToolchain.pdf.
[7] Suyog Gupta, Ankur Agrawal, Kailash Gopalakrish-
nan, and Pritish Narayanan. Deep learning with lim-
ited numerical precision. In International Conference
on Machine Learning, pages 1737–1746, 2015.
[8] Zhe Jia, Blake Tillman, Marco Maggioni, and
Daniele Paolo Scarpazza. Dissecting the graph-
core ipu architecture via microbenchmarking. arXiv
preprint arXiv:1912.03413, 2019.
[9] Tsung-Yi Lin, Michael Maire, Serge Belongie, James
Hays, Pietro Perona, Deva Ramanan, Piotr Dolla´r, and
C Lawrence Zitnick. Microsoft coco: Common ob-
jects in context. In European conference on computer
vision, pages 740–755. Springer, 2014.
[10] Dominic Masters and Carlo Luschi. Revisiting small
batch training for deep neural networks. arXiv
preprint arXiv:1804.07612, 2018.
[11] Jakob Nielsen. Usability engineering. Elsevier, 1994.
[12] Maxime Portaz, Adrien Nivaggioli, Hicham Randria-
narivo, Ilyes Kacher, and Sylvain Peyronnet. QISS :
an open source image similarity search engine. Demo
paper at ECIR (European Conference on Information
Retrieval) 2020, 2020.
[13] Maxime Portaz, Hicham Randrianarivo, Adrien Ni-
vaggioli, Estelle Maudet, Christophe Servan, and Syl-
vain Peyronnet. Image search using multilingual texts:
a cross-modal learning approach between image and
text maxime portaz qwant research. arXiv preprint
arXiv:1903.11299, 2019.
[14] Saining Xie, Ross Girshick, Piotr Dolla´r, Zhuowen Tu,
and Kaiming He. Aggregated residual transformations
for deep neural networks. In Proceedings of the IEEE
conference on computer vision and pattern recogni-
tion, pages 1492–1500, 2017.
4
